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Abstract
This work presents an effective built-in current sensor (BICS), which has a very
small impact on the performance of the circuit under test (CUT). The proposed BICS
works in two-modes the normal mode and the test mode. In the normal mode the BICS is
isolated from the CUT due to which there is no performance degradation of the CUT. In
the testing mode, our BICS detects the abnormal current caused by permanent
manufacturing defects. Further more our BICS can also distinguish the type of defect
induced (Gate-source short, source-drain short and drain-gate short). Our BICS requires
neither an external voltage source nor current source. Hence the BICS requires less area
and is more efficient than the conventional current sensors. The circuit under test is a 10bit digital to analog converter using charge-scaling architecture.

x

Chapter 1
Introduction
Conventional logic testing applied in digital circuits can detect faults, which can
cause logic errors [1]. It, however, cannot detect several physical defects such as the gateoxide shorts, floating gates and the bridging faults. These physical defects do not cause
any logical error at the time of testing but can manifest into a fault at an early stage of the
circuit life. Thus, circuits should also be tested for physical defects apart from logic
errors. Though methods exist for testing digital circuits but testing of analog circuits is
still a problem. Mixed signal circuits are even more difficult to test. A general and
efficient solution for testing mixed-signal integrated circuits is still not available.
Functional test approach applied to test the functionality of analog and mixedsignal integrated circuits is based on empirical development of a test set [2, 3]. This
approach needs a reasonably large number of sample circuits for collecting the test data.
The approach also does not have any inherent test metric to measure the achievement of a
test goal. Design for testability (DFT) is another widely used method [4]. Oscillation test
strategy is based on the DFT technique [4, 5], which gives good fault coverage and does
not require any test vectors. In this method, the complex analog circuit is partitioned into
functional building blocks such as an amplifier, comparator, Schmitt trigger, filter,
voltage reference, oscillator, phase-lock loop (PLL), etc., or a combination of these
blocks. During the test mode, each building block is converted into a circuit that
oscillates. The oscillation frequency, fOSC of each building block can be expressed as a
function of its components or performances. The oscillation test method allows removing
the analog test vector generator and output evaluators, and consequently reduces the test
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complexity, area overhead, and test cost. However, the method suffers from performance
degradation in complex integrated circuits since it is not usually possible to divide the
circuit into the fundamental blocks. Built in self-test (BIST) method is based on
measuring the output data and calculating the performance of the system using an on-chip
circuitry [6,7]. This method reduces testing complexity of mixed-signal integrated
circuits by incorporating all or some of the testing circuitry on the silicon. An important
component of a mixed-signal BIST is a precision analog signal generator required for onchip stimulation. While the area overhead is kept to a minimum, these generators should
be capable of synthesizing high-precision single-and multitone signals with controllable
frequency and amplitude. This method also suffers from performance degradation and
does not cover physical defects.
The steady state or quiescent current (IDDQ) testing of CMOS integrated circuits is
known to be very efficient for improving test quality [8, 9]. The test methodology based
on the observation of the quiescent current on power supply lines allows a good coverage
of physical defects such as gate-oxide shorts, floating gates and bridging faults. These
defects are neither well modeled by the classical fault models, nor detectable by
conventional logic tests. In addition, IDDQ testing can be used as a reliability predictor due
to its ability to detect defects that do not yet involve faulty circuit behavior, but could be
transformed into functional failures at an early stage of circuit life. Thus, IDDQ testing
became a powerful complement to the conventional logic testing. In analog circuits, the
quiescent current, termed as IPS may be in the order of µA’s or mA’s [10]. Under the
fault conditions, the normal values of IPS may be increased, decreased or generally

2

distorted. Thus, fault detection can be accomplished by monitoring the IPS current
fluctuations using a current sensing circuit.
In this thesis, a simple built-in current sensor (BICS) is presented, which provides
a digital output for supply current monitoring and testing in mixed-signal circuits. The
proposed BICS is based on current differential amplifier architecture providing a digital
output proportional to the IDDQ (IPS) current of the circuit under test. BICS is inserted in
series with the power supply or the ground of the CUT to detect abnormal IDDQ current in
the integrated circuit [5] as shown in Fig. 1. The new BICS requires less area and has less
performance degradation than reported earlier [11-18]. Furthermore, BICS requires
neither an external voltage reference nor a current reference since the reference is
generated on chip. It only requires two extra control pins, which control the mode of
operation of the BICS and one output pin. The proposed BICS has been designed to test a
10-bit charge scaling digital-to-analog converter (DAC) [19].

1.1

Description of IDDQ

IDDQ’s definition is the current that flows in the CMOS circuit under quiescent (steady
state) operating condition. Any current above the quiescent current would indicate the
presence of physical defects in the circuit. Figure. 2 shows how an IDDQ test can identify
physical defects. Q4 has a defect that causes a resistive path between its gate and source.
When VIN is logic ‘1’ level, the gate and the source of Q4 are held at ground by Q2, which
prevents the flow of any IDD current [20]. When VIN switches to a logic ‘0’ level, Q4’s
gate is pulled high by Q1. This allows the current to flow from VDD through the defective
path to ground.
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Figure 1.1: Block diagram of IDDQ testing.

4

1.2

Reliability Benefits Derived from IDDQ

IDDQ testing has been shown to identify gate oxide shorts (GOS). Many of these gate
oxide shorts do not initially cause a functional failure but over the time they can
deteriorate until functionality is affected. To quantify this effect, Ford Microelectronics
Inc. (FMI) conducted a life test study on IDDQ failures for ASIC’s, recording leakage
current instability [20]. It was theorized that any instability could be used as a leading
indicator for predicting component reliability. After 48 hours of life testing, the ASIC
components passed all burn-in, hot and cold functional testing, and parametric testing but
failed for IDDQ. The circuit under test (ASIC components) had IDDQ values ranging from 0
µA to greater than 100 µA [20]. This experiment was repeated and verified on similar
devices. Failing IDDQ does not necessarily result in non-functional behavior. However,
data is available, which confirms a significant number of IDDQ failures will result in
reliability problem [20]. Life test studies conducted at FMI have shown a statistically
significant number of IDDQ failures have become inoperative over time [20]. This life test
experiment studied the effect of IDDQ values versus product reliability.

1.3

Literature Review
In the following section a brief review of the selected works on IDDQ testing are

described which are used to compare with the present work
•

Maly and Patyra’s design [13]: The main idea is to make use of a differential
amplifier with a reference voltage at the non-inverting node and the currentrelated voltage at the inverting node. Two clocks φ1 and φ2 are used to control
when to sample the data. The importance of minimizing the impact of BICS on
the performance of the CUT is taken into consideration. Hence a lateral NPN BJT
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Figure 1.2: Example of how IDDQ detects physical defects.
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•

is used to supply a large current with an allowable drop [13,18]. Due to the
exponential characteristic of the BJT, this design [13] also enhances the IDDQ
detectability even when the abnormal current is little more than steady state
current. However, the requirement of external voltage reference, double clocks,
and lateral NPN BJT make this design difficult to implement.

•

Favalli et al. design [14]: In this design, each gate requires two extra transistors
and the whole circuit requires other transistor (see Fig. 3 of [14]). All these
transistors are used to convert analog faults to stuck-at faults. A selection line is
used to switch between normal mode and test mode. The design is easy to
implement since it uses only digital circuits. However, the area overhead is quite
high since each gate requires two additional transistors.

•

Miura and Kinoshita’s design [15]: The design consists of a V-I translator, a level
translator and a integrator circuit. The V-I translator transforms the current of a
given CUT to a corresponding voltage. The level translator transforms the output
voltage of the V-I translator to an appropriate logic value. The integrator circuit
produces a faulty signal when the faulty logic generated by the level translator
lasts for certain time intervals. This BICS itself can be tested by applying an
external current source to the special ground pin NGND (Fig.1 of [15]).

•

Shen et al. design [16]: The design is similar to the comparator circuitry (the
differential amplifier) of Ref.15 and consists of a differential amplifier
(comparator) circuit and an output circuit. A clock generator is used to generate a
two-phase clock CLK1 and CLK2 so that the transient current can be bypassed. A
diode is used to limit the voltage drop on the sensing device. The comparator
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circuit compares the externally generated IREF with IDDQ from the CUT. Through
proper sampling in the steady state, a PASS/FAIL flag is then detected from the
output circuit. This scheme may still degrade the circuit since the cut-off voltage
0.6V of the diode may be too high when compared to the low level output voltage
VOL = 0.5V. The design also requires external current reference and a two-phase
clock generator.
•

Verhelst’s design: By employing the “virtual short” property of an OP-AMP the
voltage drop on BICS is further reduced. The current supplied by the CUT passes
through the current sensing transistor Ts. This current is compared with the
reference current. Since the transistor, Ts operates in the linear region, less current
can be provided for a given device dimension. Thus, even if the voltage stability
is increased, the current supply capability is limited. An external current reference
is also needed. [See U.S. patent 5057774, Oct. 15, 1991 by S.C. Verhelsts, E.
Seevinck and K. Baker, “ Apparatus for measuring the quiescent current of an
integrated monolithic digital circuits” referred in J.J. Tang, K.J. Lee and B.D. Liu,
“ A practical current Sensing Technique for IDDQ Testing,” IEEE Trans. on Very
large Scale Integration (VLSI) Systems, vol.3, No.2, June 1995, pp.302-310].
Methods have been developed to test integrated circuits based on dynamic supply

current (IDD) measurement [21], on-line power dissipation measurement and IDDQ testing
[22] and on-chip transient current measurements [23-26]. Current sensors have been
proposed for analogue applications [22]. In [22], the sensor design is based on a series
voltage regulator, in which a series transistor is connected between the supply and the
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(CUT). One drawback is the area required to realize this serial transistor since it has to
sink all the current to the CUT.

1.4 Chapter Organization
In the following chapters, the methodology, circuit design and technology
considerations, transient simulations, post layout measurements and experimental results
are discussed.
Chapter 2 explains the basic structure and operation of a 10-bit charge scaling digital to
analog converter (DAC).
Chapter 3 explains concept of IDDQ testing, design and implementation of a built-in
current sensor. The mechanism of fault simulation and fault detection in a 10-bit charge
scaling using the BICS is explained.
Chapter 4 describes the simulation result and design considerations of each module of
10-bit charge scaling DAC. Simulations results of each module of the DAC are included.
It also describes the simulation results for each module of the built-in current sensor.
Finally, a description of the abnormal current behavior and fault detection in the DAC is
explained and simulation results are included. Experimental results of the fabricated
device are presented, compared with simulations. Results are also compared with the
published work.
Chapter 5 provides a summary of the work presented and scope for future work.
The MOS model parameters used for design is presented in Appendix A. The
entire chip testing procedure is presented in Appendix B.
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Chapter 2
The Digital –to- Analog Converter (DAC) Design
The ability to convert digital signals to analog and vice versa is very important in
signal processing. The digital-to-analog conversion is a process in which digital words
are applied to the input of the DAC to create from a reference voltage an analog output
signal that represents the respective digital word. In this conversion process, an N-bit
digital word is mapped into a single analog voltage. Typically, the output of the DAC is a
voltage that is some fraction of a reference voltage, such that [27-29].
VOUT = F VREF

(2.1)

Where VOUT is the analog voltage output. VREF is the reference voltage. F is the fraction
defined by the input word, D, that is N bits wide. The number of input combinations
represented by the input word D is related to the number of bits in the word by
Number of input combinations = 2N

(2.2)

The maximum analog output voltage for any DAC is limited by the value of some
reference voltage VREF. If the input is an N-bit word, then the value of the fraction, F, can
be determined by,
F=

D
2N

(2.3)

Figure. 2.1 shows a conceptual block diagram of a DAC converter. The inputs are a
digital word of N-bits (b1, b2, b3… bN) and a reference voltage, VREF. The voltage output,
VOUT, can be expressed as
VOUT = KVREFD
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(2.4)

VREF
MSB

Input word, D
(N bits wide)

DN-1
DN-2
Digital-to-analog
Converter
(DAC)

DN-3

Vout

D1
D0

LSB
Figure 2.1: Block Diagram of a digital-to-analog converter
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Where K is a scaling factor and the digital word D is given by
D=

b1
b2
b3
bN
+ 2 + 3 + ……+ N
1
2
2
2
2

(2.5)

N is the total number of bits of the digital word, and bi is the ith coefficient and is either 0
or 1. Thus, the output of a DAC can be expressed by combining Eqs. 2.4 and 2.5 to get
VOUT = K VREF (

b1
b2
b3
bN
+ 2 + 3 + ……+ N )
1
2
2
2
2

(2.6)

The basic architecture of a DAC without a sample and hold circuit at the output is
shown in Fig. 2.2. The various blocks are a voltage reference, which can be supplied
externally, binary switches, a scaling network, and an output amplifier. The voltage
reference, binary switches, and scaling network convert the digital word as either a
voltage or current signal, and the output amplifier converts this signal to a voltage signal
that can be sampled without affecting the value of conversion.

2.1

Performance Specifications of Digital-to-Analog Converter
The following are some of the important static and dynamic performance

parameters used to characterize a DAC [27-29].
•

Differential Nonlinearity (DNL)

The DNL gives a measure of how well a DAC can generate uniform analog LSB
multiples at its output. It is defined as follows
DNLn = (actual increment height of transition, n) – (ideal increment height).
Where ‘n’ is the number corresponding to the digital input transition. DNL is illustrated
in Fig. 2.3.
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Figure 2.2: Basic Architecture of a DAC without the S/H circuit.
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Figure. 2.3: DNL Characteristics of a 10-bit charge scaling DAC [19].

•

Integral Nonlinearity (INL)

Another important static characteristic of a DAC is called integral nonlinearity
(INL). It is defined as the difference between the data converter output values and a
14

reference straight line drawn through the first and last output values as shown in Fig. 2.4.
INL defines the linearity of the overall transfer curve and can be described as follows.
INLn = (output value for the input code, n) – (output value of the reference line at the
point).
•

Offset

Offset of the DAC is defined as the amount of shift in the transfer characteristics when
the digital input code D = 0. This shift is similar to the offset voltage for an operational
amplifier. It is shown in Fig. 2.5.
•

Gain Error

Gain Error is defined as the difference between the ideal slope and the actual slope of the
transfer characteristics. It is described as follows and shown in Fig. 2.6.
Gain Error = (ideal slope – actual slope)
•

Dynamic Range

Dynamic range is defined as the ratio of the largest analog output value (Full Scale (FS))
to the smallest analog output value. The dynamic range in decibels is given by,
DR = 20 log (2N – 1) dB.

(2.7)

For our design, which is a 10bit, charge-scaling DAC, the dynamic range is 60.19 dB.
•

Resolution

It is described as the smallest change in the analog output with respect to the value of the
reference voltage VREF. The resolution is given by [29]
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Figure.2.4: INL characteristics of a 10-bit charge scaling DAC [19].
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Figure 2.5: Offset in a DAC.

17

Normalized Analog output

Ideal

Actual

Figure 2.6: Gain error in a DAC.

Resolution(N) = Log2 (

2.2

2V
VREF
) = Log2(
) = 10 bits.
1LSB
1.9mV

(2.8)

Digital-to-Analog Converter Architectures
A wide variety of of DAC architectures exist, ranging from very simple to complex.

Each of course, hast its own merits. There are primarily three architectures of DAC
namely•

Resistor String

•

Current Steering

•

Charge Scaling
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•

Voltage Division

In this architecture, the analog output voltage is divided uniformly among the
resistor string as shown in Fig. 2.7 [27]. Depending on the input digital word, the
switches shown close or open if the input is a ‘high’ or ‘low’ voltage, respectively. The
analog output is simply the voltage division of the resistors at the selected tap. The value
of the voltage at the tap associated with the ith resistor is given by [27]
Vi =

(i ).VREF
, for i = 0, 1, 2… 2N-1
N
2

(2.9)

This architecture typically results in good accuracy, provided that no output current is
required and that the values of the resistors are within the specified error tolerance of the
converter. Another problem with this architecture is the balance between the area and
power dissipation. So this architecture is not suited for high resolution DAC’s.
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Figure 2.7: A simple resistor string DAC.

•

Current Steering

The current steering based DAC architecture is shown in Fig. 2.8 [27]. This DAC
architecture uses current through out the conversion known as current steering. This type
of DAC requires precision current sources that are summed in various fashions. Since
there are no current sources generating iOUT when all the digital inputs are zero, the MSB,
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D2N-2, is offset by two index positions instead of one. The binary signal controls whether
or not the current sources are connected to either iout or GND. The output current iout has
the range of
0 ≤ iout ≤ ( 2N – 1). I

(2.10)

One advantage of the current steering DAC’s is the high-current drive inherent in the
system. Of course, the precision needed to generate high resolutions is dependent on how
well the current sources can be matched or the degree to which they can be made binary
weighted. Another problem associated with this architecture is the error due to the
switching.
•

Charge Scaling

A very popular architecture used in the CMOS technology is the charge scaling
DAC and is shown in Fig. 2.9(a). In this architecture, a parallel array of the binaryweighted capacitors, 2N C, is connected to the op-amp, where C, is a unit capacitance of
any value. After initially being discharged, the digital signal switches each capacitor to
either VREF or ground (GND) causing the output voltage, VOUT, to be a function of the
voltage division between the capacitors. Since the capacitor array totals 2NC, if the MSB
is ‘high’ and the remaining bits are ‘low’, then a voltage divider occurs between the MSB
capacitor and the rest of the array. The analog voltage, VOUT becomes
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Figure 2.8: Current steering based DAC architecture.
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Figure 2.9 (a): Charge scaling DAC Architecture.
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Figure 2.9 (b): Equivalent circuit with MSB =1, and all other bits set to zero.

VOUT =

VREF
,
2
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(2.11)

which confirms the fact that the MSB changes the output of a DAC by ½ VREF. Figure
2.9(b) shows the equivalent circuit under this condition. Therefore, the value of VOUT for
any digital word is given by [27]
VOUT =

N −1

∑D

k

2k-N . VREF where k = 0, 1…N-1.

(2.12)

k =0

The 10-bit DAC used in our design uses charge scaling DAC. The unit capacitance in the
DAC is 10fF. The reference voltage used is 2V, VSS is –2.5V and VDD is +2.5V.

2.3

Digital-to-Analog Converter Operation
The basic circuit diagram of a 10-bit charge-scaling DAC is shown in the Fig.

2.10. This circuit converts the 10-bit digital input word to a respective analog voltage
depending on the capacitive network. The various blocks associated with the DAC are
operational amplifier, sample-and-hold circuit (S/H), capacitive network and the
multiplexer switches to which the digital word is given. Figure 2.11 shows the integrated
capacitance network, multiplexer switches and amplifier part of the Fig 2.10. Initially the
input digital word is given to a multiplexer circuitry. Depending on the logic value of
each bit of the word, the multiplexer chooses the particular voltage to which the capacitor
is to be charged. If the input bit in the digital word is logic ‘0’ then the multiplexer
chooses the input which is connected to the ‘GND’ and the capacitor is charged to ‘GND’
and if the input bit in the digital word is logic ‘1’ then the capacitor is charged to VREF.
The capacitor at the end of the network is used as a ‘terminating capacitor’. Depending
on the capacitors, which are charged to different voltages based on the input digital
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Figure 2.10: Schematic block diagram of a 10-bit charge scaling DAC.
Note: VDD = +2V, VSS = -2V, GND = 0V.
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128C

CAPACITOR ARRAY ARCHITECTURE

The capacitor at the end of the network is used as a ‘terminating capacitor’. Depending
on the capacitors, which are charged to different voltages based on the input digital
words, the effective resultant analog voltage is calculated for the respective digital
combination. This analog voltage is passed through the OPAMP and through the S/H
circuit and appears as analog voltage. Thus, the digital to analog conversion is performed.
The DAC consists of several blocks and their design is explained in following section.

2.3.1 Capacitor Array Design
The capacitor architecture in the DAC is being drawn using two poly layers poly1
and poly2. The unit capacitance used in the capacitor array is 10fF. Figure 2.12 shows the
layout of the unit capacitor used in the design. This design considers unit capacitor
configuration since it is a very successful way of overcoming or reducing the effect of
various errors introduced during fabrication. In the fabrication process of on-chip
capacitors, the capacitance value of a single capacitor can vary with up to 10 to 30
percent from the desired value. Because of this, it is difficult to produce high accuracy
capacitors in a standard CMOS process as well as integrated circuits, which rely on the
accuracy of a single capacitance value. If, instead, capacitance ratios are used, the relative
error is cancelled since it is the ratio of the capacitance that is taken in to consideration
but not the single capacitance value alone. Figure 2.13 shows the layout of the capacitor
array using unit capacitor configuration. The array is surrounded with dummy capacitors
and guarded by the guard ring to cancel out the effect of parasitics.
The capacitors, which are present at the end of the arrays, do not have the
surrounding capacitors to cancel out the relative error. To take care of these capacitors
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Figure 2.12: Layout of a unit capacitance made of poly1 and poly2 used in the design.
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Figure 2.13: Layout of the capacitor array using unit capacitor configuration.
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dummy capacitors are added to the array [31]. Figure 2.14 shows the use of dummy
capacitors in the capacitor array layout. The substrate noise present in the substrate can
be coupled to the capacitor through its parasitic capacitor and any voltage variation
present is also coupled to other components of the chip. To avoid this coupling the
capacitor array is shielded from the substrate with N-well under it and connecting it to a
quiet DC potential [31]. The guard rings are used in the layout around the capacitor array
to prevent from any sort of interference.

2.3.2 Operational Amplifier Design
In the analog world, the most commonly used device is the operational amplifier
(OPAMP). An operational amplifier is an electronic device whose output can be related
to its input in terms of a known mathematical operation. This is usually achieved by using
active or passive elements such as resistors and capacitors in integrators and differentiator
circuits. A typical operational amplifier is characterized by a high open loop gain, high
bandwidth, a very high input impedance, low output impedance and an ability to amplify
differential mode signals to a large extent and at the same time, severely attenuate
common mode signals. The amplifier in the 10-bit DAC (Fig.2.10) is realized by one
such operational amplifier. Figure 2.15 shows the block diagram of an operational
amplifier [30]. An OPAMP normally consists of four main functional blocks. First is the
input differential gain stage that amplifies the voltage difference between the input
terminals, independently of their average or common mode voltage. Most of the critical
parameters of the OPAMP like the input noise, common mode rejection ratio (CMRR)
and common mode input range (CMIR) are decided by this stage. The differential to
single-ended conversion stage follows the differential amplifier and is responsible for

30

Dummy Capacitor

Figure 2.14: Layout showing the use of dummy capacitors to match the capacitors
present at the corner of the capacitor array.
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producing a single output, which can be referenced to ground. As it is necessary to bias
the second gain stage properly, a level-shifting block is introduced after the differential to
single-end conversion stage. Finally, additional gain is obtained in the second gain stage.
A description as well as the design methodology of each of the stages mentioned
above is carried out in the following subsections.

2.3.3 A Two-Stage CMOS OPAMP Topology
The most widely used CMOS operational amplifier is a two-stage configuration
as shown in Fig. 2.16. This circuit configuration provides a good voltage gain, a good
common mode range and good output swing. Before the analysis of the OPAMP is done,
some of the basic principles behind the working of MOS transistors are reviewed. The
input differential amplifier stage is implemented by a differential pair of p-MOS
transistors (M1 & M2) with their sources tied together. The differential pair is biased by
current mirrors, which act as the active load too. Two current mirrors: a p-MOS current
mirror (M7 & M8) and an n-MOS current mirror (M3 & M4) are used instead of just one
in order to increase the common mode rejection ratio (CMRR) of the differential pair.
The p-MOS current mirror serves as a constant current source and the n-MOS mirror,
which sinks current, acts as an active load across which the first stage output is taken,
there by performing a differential to single-ended conversion in the process.

2.3.4 Current Mirrors
Current mirrors are used extensively in MOS analog circuits both as biasing elements and
as active loads to obtain high AC voltage gain [28, 29]. Enhancement-mode transistors
remain in saturation when the gate is tied to the drain, as the drain-to-source voltage
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Figure 2.16: A CMOS operational amplifier.
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Vout
W/L=90/3

(VDS) is now always going to be greater than the gate-to-source voltage (VGS) due to the
threshold voltage (Vth) drop i.e
VDS > VGS – Vth

(2.13)

Based on Eq. (2.13), constant current sources are obtained through current mirrors
designed by passing a reference current through a diode-connected (gate tied to drain)
transistor. Figures 2.17 and 2.18 shows the p-MOS and n-MOS current mirrors design. A
p-MOS mirror serves as a current source while the n-MOS acts as a current sink. The
voltage developed across the diode-connected transistor is applied to the gate and source
of the second transistor, which provides a constant output current. Since both the
transistors have the same gate to source voltage, the currents, which when both transistors
are in the saturation region of operation, are governed by the following equation 2.14
assuming matched transistors. The current ratio IOUT / IREF is determined by the aspect
ratio of the transistors. The reference current that was used in the design is 100µA. The
desired output current is 200µA.
For the p-MOS current mirror, we can write,
IOUT / IREF = (W7 / L7) / (W8 / L8)

(2.14)

IOUT = 2 x IREF = 200µA

(2.15)

For (W7/L7) / (W8/L8) = 2,

For identical sized transistors, the ratio is unity, which means that the output current
mirrors the input current. Because the physical channel length that is achieved can vary
substantially due to etching variations, the accurate current ratios usually results when
devices of the same channel length are used, and the ratio of currents is set by the channel
width. For the n-MOS current mirror design shown in Fig 2.18,
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Figure 2.18: NMOS current mirror design.
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IOUT / IREF = (W4/L4) / (W3/L3)

(2.16)

IOUT = IREF = 100µA.

(2.17)

For (W7/L7) / (W8/L8) = 1,

2.3.5 Active Resistor
The reference current that is applied to the current mirror is obtained by means of
an active resistor. A resistor can be obtained by simply connecting the gate of a MOSFET
to its drain as shown in Fig 2.17 and 2.18. This connection forces the MOSFET to
operate in saturation in accordance with the equation.
IDS = β (VGS – Vth)2 / 2

(2.18)

Where all the symbols have their usual meanings. Since the gate is connected to the
drain, the current IDS is now controlled directly by VDS and therefore the channel
transconductance becomes the channel conductance. The small signal resistance is given
by
rout ~

rds / ( 1+gm. rds ) ≅ 1 / gm

(2.14)

where gm is the transconductance of the MOS transistor. It is defined as the ratio of the
change in drain current to a change in the applied gate and is described by the following
equation.
gm = δIDS / δVGS | VDS, constant
or gm =

2 β ID .

(2.19)
(2.20)

It is to be noted that the transconductance of a MOS increases as the square root of the
drain current. Therefore, MOS amplifiers need several stages to achieve large gains due
to their low gm values.

37

The operational amplifier designed in this work is shown in Fig. 2.16. The small
signal gain of the differential amplifier stage is described as follows [27]

A1 = gm1 (ro2 || ro4) =

2

β

(λ 2 + λ 4) ISS

=

2
(λ 2 + λ 4)(VGS − Vthp )

(2.21)

Where ISS is the differential amplifier bias current and Vthp is the threshold voltage
of the pmos transistors forming the differential pair. The differential amplifier needs to be
biased by a constant current source, which is provided by the 100µA current source. The
same current is supplied to the two stages of the operational amplifier by the p-channel
current mirrors M8, M7, M6 which provide the bias current for the two stages. In the first
stage i.e. the differential amplifier stage not only is the differential amplification
accomplished but also the differential to single ended conversion done. Thus, the output
is taken only from one of the drains of the transistors. The n-channel devices M3 and M4,
which are the load for the p-channel devices, also aid in the single ended conversions.
The second stage provides a level shift for the output of the differential amplifier stage
and it also provides the additional gain. It is once again biased by a current source, which
is also used to maximize the gain of the second stage. To get a high gain with reasonable
high output resistance the minimum channel length used is 3µm and maximum width of
the transistor used is 90µm. Transistor M5 is critical to the frequency response, is biased
at ID5 = 200µA and has (W/L)5=(W/L)max = 30. The input pair is biased at –ID7 = 200µA.
To avoid input offset voltage transistors M3 and M4 are dimensioned according to [28]

(W L)
2 * (W )
L
5

3, 4

=

− I D 6 200µA
1 W 
W 
=
= 1 →   =   = 15
200µA
I D7
 L  3, 4 2  L  5
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(2.22)

Therefore, the W = 45µm for the transistors M3 and M4. To obtain the bias current of
100µA a MOS resistor is used with appropriate value of width. (which is the MOSFET
simulating resistors). Large W/L ratios for the transistors in the operational amplifier are
obtained by using the following technique. The four transistors are connected in such a
way that the effective W/L ratio is four times the W/L ratio of each transistor. The
technique reduces the required area, in comparison to a device laid out in a
straightforward manner. The benefit of this technique is reduced junction capacitance,
and is well characterized. The simplicity, modularity and predictability of the device
overcome the penalty of associated area.
The physical layout of the amplifier was made using the L-EDIT 8.20 and the
‘spice’ netlist is extracted including parasitic capacitances. The layout of the amplifier is
shown in the Fig.2.19. Figure. 2.20 shows the transfer characteristics obtained from DC
sweep analysis. The output offset voltage is approximately 33µV. Figure 2.21 shows the
transient analysis of operational amplifier. An input voltage of 500µV is applied to the
inverting terminal of the OPAMP at a frequency of 100 kHz. An inverted waveform is
obtained at the output of the OPAMP with peak-to-peak amplitude of 2v, giving a gain of
4000. Figure 2.22 shows the frequency response characteristics. Figure 2.22(a) shows the
amplitude versus frequency behavior. The 3dB bandwidth of the amplifier obtained is
approximately 100 kHz and 3dB gain is 77. Figure 2.22(b) shows the phase versus.
frequency response. The phase noise margin as shown in Fig.2.22 (b) is 200. The
maximum input range is ± 100mV.
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Figure 2.19: Layout of an operational amplifier design of Fig. 2.16.
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Figure 2.20: Post-layout transfer characteristics of the circuit of Fig. 2.16.
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Figure 2.21: Input and Output response of the amplifier circuit of Fig. 2.16.
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Figure 2.22(a): Frequency response characteristics of the circuit of Fig. 2.16.
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2.3.6 Unity Follower
A unity follower is basically an amplifier with a gain of unity. It is used mainly as
a buffer amplifier in order to increase the current driving capability of the amplifier stage.
An ideal unity follower would exhibit infinite input impedance, zero output impedance,
large bandwidth and unity gain. The gain-bandwidth product of the amplifier is known,
as it’s figure-of-merit, and is a constant for any given amplifier. It is usually determined
for an OPAMP by putting it in the unity follower configuration.
From basic OPAMP theory, we know that the gain of an OPAMP in its noninverting configuration as shown in Fig. 2.23 given by
V0 = (1 +

Rf
) Vi
R

(2.23)

Rf and R are the feedback and series resistances of the OPAMP and Vi and V0 are the
input and output voltages of the OPAMP. The gain of the OPAMP is determined by the
resistive network alone and is given by,
Av = (1 +

Rf
)
R

(2.24)

If Rf is zero, then the gain of the amplifier is unity. The input to be buffered is applied to
the non-inverting terminal of the unity follower, and the output connected to the inverting
terminal of the OPAMP in the feedback configuration. So, as the signal increases in
strength at the non-inverting terminal, the signal at the inverting end increases too thus
forcing the output to follow the input. Only the differential stage of the amplifier
discussed was used to realize the unity follower buffer as shown in Fig 2.24. The drain of
transistor M5 is coupled back to the gate of the input transistor M1. This connection
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Figure.2.23: The non-inverting OPAMP configuration.
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introduces feedback to the inverting terminal of the OPAMP, thus, putting it in the unity
follower configuration.

2.3.7 Sample-and-hold Circuit
The principal application for sample-and-hold (S/H) amplifier is to maintain a constant
output of the DAC during conversion. The characteristics of the S/H amplifier are crucial
to system accuracy and the reliability of the analog data. As its name indicates, a S/H
amplifier has two modes of operation, programmed by a digital control input. In the
sample mode, the output follows the input, usually with a gain of unity. When the mode
input switches to hold, the output of the S/H amplifier ideally retains the last value it had
when the command to hold was given, and it retains that value until the mode input
switches back to sample. At this time, the output ideally jumps to the input value and
follows the input until the next hold command is given. Figure 2.25 is a block schematic
of a sample-and-hold amplifier. It consists of three major components: a transmission
gate switch (TG-switch), a storage capacitor CH and a unity gain follower. Each of these
elements need to be designed/chosen carefully for good performance. The operation
mechanism is as follows. The TG-switch is operated by the VCONTROL signal and is closed
during the sample interval and open during hold. So, during sample, the circuit is
connected to promote rapid charging of the storage capacitor, CH and during hold, the
capacitor, CH is disconnected from its charging source and ideally retains its charge. The
capacitor is connected to a unity-gain buffer-follower whose output follows the charge
held by the storage capacitor. The unity gain buffer is used at the output to avoid the large
overshoot, which might occur, on the output when the input changes quickly.
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Figure.2.24: The CMOS operational amplifier as a unity gain amplifier (unity follower).

48

TG SWITCH

Mp

Mn

UNITY-GAIN
BUFFER

STORAGE
CAPACITOR

-

SOFT NODE

A= 1

+

+
CH

VH
-

VCONTROL

Figure 2.25: Schematic diagram of a sample-and-hold amplifier.
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2.3.8 The Transmission Gate Switch
The input switch to the S/H amplifier is controlled by a digital signal generated
from an external control and synchronizing logic to represent the two modes of operation
- the sample and hold. The switch should ideally offer zero resistance to the signal when
it is closed (sample) and infinite resistance when open (hold). Moreover, when closed, it
should exhibit the same properties irrespective of whether the capacitor is charging or
discharging. An ideal switch also takes zero time to turn on or off. A CMOS transmission
gate switch (TG-switch) is constructed by paralleling an n-MOS transistor with a p-MOS
transistor. The transmission gate switch can be made to turn ON or OFF for either
polarity of the mode control signal by connecting a simple inverter between the gates of
the transistors. Since the transmission gate has both an n-type and a p-type devices,
connected in parallel, there is no degradation of the signal whether it is large or small.
The expression for the charging time constant through a CMOS transistor gate can be
expressed as [32]
τn = CH [

1

βn (VDD − Vtn)

+ Req]

(2.26)

+ Req]

(2.27)

and the discharging time constant as [32]
τp = CH [

1

βp (VDD − Vtp )

where CH is the hold capacitor. The term Req represents the equivalent resistance of the
transmission gate which remains a constant during charging and discharging. From the
above two equations, if the threshold voltages of the n-MOS and p-MOS transistors are
made equal and the aspect ratios of them are so adjusted such that βn = βp, the time to
charge and discharge through the transmission gate would be equal, thus giving
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symmetrical response. Since the transition from ON to OFF and vice versa is much faster
now with the use of a transmission gate switch, two important terminologies with
reference to S/H amplifiers are defined. Acquisition Time is the time required by the
output of the S/H to reach its final value, within a specified error band, after the sample
command has been given. Aperture (Delay) Time is the time required for the switch to
open fully after the hold command is given. The held voltage is, in effect delayed by this
interval and the hold command should therefore be advanced by this amount for precise
timing. Needless to say, both these times are reduced significantly by the use of a
transmission gate switch rather than a pass gate.

2.3.9 The Storage Capacitor
The storage capacitor limits the slew rate in the sample mode and determines the
‘droop’ in the hold mode of operation. The slew rate is the rate at which the voltage
across the capacitor can change with respect to time and is entirely a function of the input
signal frequency. The equivalent circuit of the S/H amplifier during sample is that of a
low-pass filter with the series resistance of the filter consisting of the TG-switch
resistance when closed, and the storage capacitor CH . For the voltage of the capacitor to
follow the input signal fairly well, the RC time constant of the filter should be close to the
time period of the input signal. The value of the storage capacitor to be used is therefore a
function of the input signal frequency. The other consideration for the value of the
storage capacitor is the droop rate. ‘Droop’ is the gradual drop in the ‘held’ voltage by
the capacitor with time, during the hold period. Obviously, this introduces errors in the
digital-to-analog conversion process, as the voltage level at any time after the instant it
was sampled would be different from the level at which it was sampled.
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The storage capacitor CH was implemented using the Poly1 and Poly2 layers in
standard CMOS process. The parallel plate capacitance used in the design is 12 pF.
Figure 2.26 shows the S/H CMOS circuit. The layout of the sample-and-hold CMOS
circuit of Fig 2.26 is shown in Fig. 2.27. The post-layout SPICE simulations were
performed. Figure 2.28 shows the post-layout simulated sample and hold response of the
circuit of Fig 2.26. The input to the circuit is a 4V p-p sine wave and the control voltage
given to the circuit is 5V p-p pulse. When the pulse is HIGH, the circuit samples the
input and when the pulse is LOW, the circuit holds its previous state. A microvolt signal
was applied to the input of the OPAMP and a control signal Vcontrol was applied to the
sample-and-hold circuit as shown in Fig. 2.29. The amplified signal from the OPAMP
was reproduced by the unity follower with a total offset of about 33µV. Figure 2.30
shows the circuit behavior of the circuit of Fig. 2.29 obtained from post-layout
simulations.

2.4 10-bit Digital to Analog Converter
Figure 2.31 shows the layout of a 10-bit DAC. The 10-bit charge scaling DAC is
tested by giving various combinations of digital input words and the respective analog
output voltage is obtained. The referenve voltage used in the design is 2.0V. The 10-bit
charge scaling DAC has about 1024 digital word combinations and is quantized within
the reference voltage of 2.0V with a step of 1.9mV. This is obtained as follows
Total number of input combinations = 1024 (since it is 210 combinations of input)
The reference voltage used is 2V. The least significant change in the output value is
LSB =

2
= 1.9mV.
1024
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(2.28)

Figure. 2.32(a) and (b) show the DAC output characteristics, for all combinations of the
digital input word starting from ‘0000000000’ to all ‘1111111111’s.
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Figure 2.26: Sample-and-hold CMOS circuit
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Figure.2.27: Layout of a CMOS sample-and-hold circuit (S/H) circuit.

55

2.0V
0V
-2.0V

V(Input)
4.0V
0V

Sample period

Hold period

-4.0V
V1(Vcontrol)
4.0V
0V
-4.0V
0s
50us
V(Output)

100us

150us

200us

250us

300us

Time

Figure 2.28: Sample-and-hold circuit response.
Note: Sample and hold period are as shown in figure.
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Figure 2.30: Sample-and-hold response of the circuit of Fig. 2.26 obtained from postlayout SPICE simulations.
Note. Input signal peak-to-peak voltage is 4V.
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Figure 2.31: Layout of a 10-bit charge-scaling DAC.
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Chapter 3
Built-in Current Sensor Design
This chapter focuses on IDDQ testing using built-in current sensors (BICS), the
design and implementation of the BICS in a 10-bit charge scaling DAC, the fault
simulation and detection methodology. It also discusses previously proposed schemes for
IDDQ testing and the important physical faults commonly seen in the design of integrated
circuits. Simulations and design considerations for the BICS are also discussed.

3.1

Current Testing in CMOS Integrated Circuits Using BICS

IDDQ testing of CMOS ICs is shown very efficient for improving test quality. The test
methodology based on the observation of quiescent current on power supply lines allows
a good coverage of physical defects such as gate oxide shorts, floating gates and bridging
faults, which are not very well modeled by the classic fault models, or undetectable by
conventional logic tests [1]. In addition, IDDQ testing can be used as a reliability predictor
due to its ability to detect defects that do not yet involve faulty circuit behavior, but could
be transformed into functional failures at an early stage of circuit life. Due to obvious
quality and reliability improvements, this approach became powerful complement to the
conventional logic testing. Quiescent current monitoring is considered as an interesting
and efficient technique for mixed-signal testing, where fault detection of analog parts
requires the precise measure of the IDDQ. In analog circuits, the quiescent current, termed
as IPS, may in the order of µAs or even mAs. Under fault conditions, the normal values of
IPS may be increased or decreased or generally distorted. Thus, fault detection can be
accomplished by monitoring the IPS current fluctuations. Figure 3.1 shows the fault free
IDDQ current in the quiescent state, which is about 1mA and shooting to 3mA when fault
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is injected in the CUT [19]. Elevated IDDQ does not necessarily result in nonfunctional
behavior. However, data are available confirming that IDDQ failures will result in
reliability problems [33]. Considerable impact can be made towards achieving higher
quality by incorporating IDDQ testing along with conventional logic testing.
Built-in current sensors (BICS) have speed and resolution enhancements over
off-chip current sensors, mainly because the large transient currents in the output drivers
are by-passed and less parasitic are encountered. On chip current testing is both timeefficient and sensitive. Moreover, on-chip current tests can also be used as an on-line
testing tool, and is important when components are to be used in high reliability systems.
For high speed and high sensitivity, unaffected by large pad currents, a fast built-in
current testing circuit is desired [34]. In the present work, a simple design of a built-in
current sensor is presented to detect bridging faults in a 10-bit charge scaling DAC. A
novel method has been introduced for the fault injection to simulate physical defects
present in a chip.

3.2

IDDQ Hardware
IDDQ measurements require analog circuitry that can ideally measure current

below 1 µA in the range 10 KHz- 33 MHz [35]. Different methodologies exist for IDDQ
testing. IDDQ testing can be classified in two groups, 1) external IDDQ testing and 2)
internal IDDQ testing. External IDDQ testing monitors power supply current through the
power pins of the integrated circuit package while internal IDDQ testing monitors power
supply current built-in current sensors [36].
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Figure 3.1: Faulty (IDEF) and fault-free (IREF) IDDQ current.
Note: IREF is same as IDDQ. IDEF is the current in presence of faults. VERROR is the
signal output.
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3.2.1 External IDDQ Testing
The simplest form of hardware for testing is the automatic testing equipment
(ATE) precision measurement unit. It can be connected to the CUT’s power pin and used
to measure IDDQ. This strategy is acceptable if the number of measurements is less than
20; otherwise test time becomes expensive [1]. Figure 3.2 shows off-chip instrumentation
schematic. Figure 3.2 (a) illustrates an approach for an off-chip IDDQ instrumentation
[33]. The tester is connected in series with the VDD line of the CUT. CDD is the total
capacitance at the VDD node and includes that due to the IC itself and any capacitance
added by the tester and instrumentation circuit. The tester measures dVo/dt during the
quiescent time and can estimate IDDQ if CDD is known using [1].
IDDQ = CDD dVO/dt

(3.1)

Figure 3.2 (b) shows another schematic for off-chip IDDQ current measurement [35]. An
off-chip sensor monitoring the power supply current is a simple implementation of IDDQ
testing and widely used in production testing. The transistor Q1 is ON only during
transient when the CUT is drawing large currents. To filter the high impedance noise at
high frequencies, a small capacitor C1 in the range of 2-2.5nF is added in between the
sense circuit and the CUT [37]. Once transients are settled, the Q1 is OFF and capacitor
C1 supplies the static current to the CUT. IDDQ is measured by the voltage drop across the
transistor Q1.
Off-chip current measurement technique has the ability to detect vast majority of
manufacturing defects, including those that are not detected by the traditional stuck-at
fault testing [34]. However, off-chip measurement techniques have speed and sensitivity
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Figure 3.2(b): Off-chip IDDQ current measurement.
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limitations [38]. Low-current resolution is critical in detecting defects such as floating
gates, which do not cause large abnormal currents. Off-chip measurements may not
detect this small current due to its sensitivity limitations. Several other factors can
degrade off-chip IDDQ instrumentation. 1) All testers have current probes, which offer
significant capacitive loading at the power supply, causing a large voltage drop across it,
and lack in DC accuracy [1,20]. 2) The test board exists in a noisy electrical environment
and long leads are used and electromagnetic fields are high [35]. Current measurement is
slow and susceptible to static noise in the power supply bus. Considerable noise is
therefore introduced into the measurement. 3) Above all, the major portion of the IDDQ
current in CMOS VLSI chips is generated at the output pad circuits, and abnormal IDDQ
current is overshadowed by the output currents [36]. Owing to these limitations with offchip current measurements, the built-in current sensor is a preferred approach in many
applications. It can be integrated in to the CMOS design to test for physical faults in the
circuit.

3.2.2 Internal IDDQ Testing
The effectiveness of IDDQ testing can be enhanced if built-in current sensors are
applied on chip to monitor defect –related abnormal currents in the power supply buses
[34].

This testing technique applies on-chip current sensors that detect abnormal power

bus currents and overcomes the limitations of the off-chip IDDQ current measurements.
Essentially, this technique adds a BIC sensor in series with VDD or GND lines of the
circuit under test. A series of input stimuli is applied to the device under test while
monitoring the current of the power supply (VDD) or ground (GND) terminals in the
quiescent state conditions after the inputs have changed and prior to the next input change

66

[35]. Figure 3.3 shows the block diagram of the IDDQ testing with BICS. The many
advantages of BICS over the off-chip current testing or the ATE, include: reduction of
test equipment cost, increase of testing rate, improvement of the detectability and high
current sensing resolution [38].
Typically, sub-threshold current in the transistors, which are ‘off’ in a CMOS
static circuit should be negligibly small. However, in some cases, due to charge presence
in a gate oxide or latch-up, the sub-threshold current may be large enough to become an
essential component of IDDQ . The BICS can be designed to detect this current also.

3.3

Physical Faults in CMOS Integrated Circuits
In CMOS technology, the most commonly observed physical failures are bridges,

opens, stuck-at-faults and gate oxide shorts (GOS). These defects create indeterminate
logic levels at the defect site [1]. Very large-scale integrated circuits processing defects
cause shorts or break in one or more of the different conductive levels of the device [36].
We briefly discuss these physical defects that cause an increase in the quiescent current.

3.3.1 Open Faults
Figure 3.4 shows a 2-input NAND open circuit defect. Logic gate inputs that are
unconnected or floating inputs are usually in high impedance or floating node-state and
cause elevated IDDQ [34]. In Fig. 3.4, node VN is in the floating node-state. For an open
defect, a floating gate may assume a voltage because of parasitic capacitances and cause
the transistor to be partially conducting [37]. Hence, a single floating gate may not cause
a logical malfunction. It may cause only additional circuit delay and abnormal bus current
[34]. In Fig. 3.4, when the node voltage (VN), reaches a steady state value, then the output
voltage correspondingly exhibits a logically stuck behavior and this output value can be
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Figure 3.3: Block diagram of IDDQ testing.
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weak or strong logic voltage. Open faults, however, may cause only a small rise in IDDQ
current, which the off-chip current sensor may not detect because of its low-resolution
[1]. It can be detected using BIC sensors. An open source or open drain terminal in a
transistor may also cause additional power-bus current for certain input states. In this
scope of work, we deal with bridging faults.

3.3.2 Bridging Faults
The short circuit faults in very large-scale integrated circuits are popularly termed
as bridging faults. When IDDQ measurements are used, a bridge is detected if the two nets,
which compromise it, have opposite logic values in the fault-free circuit [37] and are
connected by a bridge due to the introduction of the fault in the circuit. Bridging faults
can appear either at the logical output of a gate or at the transistor nodes internal to a
gate. Inter-gate bridges between the outputs of independent logic gates can also occur.
Bridging fault could be between the following nodes 1) drain and source, 2) drain and
gate, 3) source and gate, and 4) bulk and gate. Examples of bridging fault are shown in
Figs. 3.5 and 3.6, respectively. Figure 3.5 shows example of possible drain to source
bridging faults in an inverter chain in the form of low resistance bridges (R1, R2 and R4).
Resistance bridge, R3 is an example of inter-gate bridge. Figure 3.6 shows examples of
gate to source and gate to drain bridges in an NAND gate circuit.
Bridging faults can be modeled between adjacent metal lines in a 10-bit
charge scaling DAC at different conducting levels. We have introduced faults in the 10bit charge scaling DAC by using “fault-injection transistors” instead of hard metal shorts
invented in our group [19]. The introduction of a fault via the “fault-injection”
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Figure 3.5: Drain-source and inner-gate bridging faults in an inverter chain.
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transistor enables the 10-bit DAC to function fault-free under the normal conditions. The
faults considered include source-drain bridge, drain-gate bridge and source-gate bridge.
Bridging defect cannot be modeled by the stuck-at model approach, since a bridge often
does not behave as a permanent stuck node to a logic value [37]. IDDQ testing using BICS
is an effective method of detecting bridging shorts.

3.3.3 Gate-Oxide Short Defects
Gate-oxide short (GOS) defects occur frequently in CMOS technology. The
principle physical reasons for GOS are the breakdown of the gate oxide and the
manufacturing spot defects in lithography and processes on the active area and
polysilicon masks [38]. Figure 3.7 illustrates the circuit level gate oxide short defect
model [37]. These defects can be seen as short-circuits between the gate electrode and the
conducting channel of the device through SiO2 . GOS short causes an undesirable current
injection in to the channel [36, 38]. This current injection forces a substantial increase in
the quiescent current. The diode-resistor combination could be used to model the
rectifying behavior of the new current path introduced by the defect [38].
These defects are unlikely to produce logical errors, but cause important deviation
of parametric specification especially important in low power equipment [39].

3.4

Definition and Description of IDDQ of a Faulty Circuit
IDDQ’s definition is the level of power supply current in a CMOS circuit when all

the nodes are in a quiescent state. Static CMOS circuits use very little power and at standby or quiescent state, it draws practically negligible leakage current [35]. In steady state,
there should not be a current path between VDD and GND path. Ideally, in a static CMOS
circuit, quiescent current should be zero except for associated p-n junction leakage
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Figure 3.7(a): Gate-oxide-short (GOS) in a MOSFET.
Figure 3.7(b). Equivalent circuit model. RS is the effective resistance of the short. B
models the rectifying behavior of new current path introduced by the defect.
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currents. Any abnormal elevation of current should indicate presence of defects. To
assure low stand-by power consumption, many CMOS integrated circuit manufacturers
include IDDQ testing with other traditional DC parametric tests [36].

3.4.1 Description of IDDQ of a Faulty Inverter
Figure 3.8 shows how an IDDQ test can identify defects. The current in static
CMOS is not constant during transient [40]. When an output transition occurs, a peak of
IDDQ current is observed. This peak is due to charging and discharging of the load
capacitance at the output circuit and corresponds to the short circuit. When the transition
is completed, the circuit is in the quiescent state. IDDQ is very sensitive to physical faults
in the circuit. In mixed-signal CMOS circuits such as data converters. IDDQ is around
1mA, which increases in presence of defects.
Let us evaluate current testing in CMOS circuits in the presence of bridging
faults. Two nodes connected by a bridge must be driven to opposite logic levels under
fault-free conditions for bridging fault to occur. In Fig.3.8, a typical bridge is one
between the node VO and VDD. To detect this defect, input pattern must drive the node
VO1 to the logic low value (‘0’), as this node is assumed to be bridged with the power rail.
Thus, a path from power to ground appears allowing the existence of an abnormal high
IDDQ current. IDDQ value is directly dependent on the resistance offered by the conducting
path and hence on the size of the transistors in the conducting path. The presence of the
physical fault causing the high abnormal current can be effectively detected by IDDQ
testing using BICS.

A set of realistic bridges have been modeled between adjacent

metal lines in a 10-bit charge scaling DAC at three different (conducting levels), to
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examine the effect on the value of IDDQ and detect the presence of the fault using the
BICS.

3.5

The Design Considerations of BICS
A simple design of a BIC sensor built into the 10-bit charge scaling DAC is

presented using the current mode design. It determines whether the circuit quiescent
current is below or above a threshold level. Previously proposed schemes and the
characteristics required for a good BICS are discussed briefly in this section.

3.5.1 Previously Proposed Schemes
Different BICS schemes have been proposed for detection of the abnormal IDDQ
current and the physical faults commonly observed. While most BICS designs
concentrate on mere detection of the fault, some can detect the location of the fault as
well [41]. The entire design is divided into n sub blocks (SB) where n equals the number
of outputs. The divided SB’s are checked individually through their corresponding output
and a faulty area is easily detected by observing the outputs. The performance impact of a
BICS on a circuit under test (CUT) is the key issue to be considered when designing
BICS. Insertion of the BIC sensor between CUT and GND involves series voltages, and
these voltages could degrade the performance of the CUT [40,11]. A large number of
earlier BICS are based on voltage amplifiers such as differential amplifiers or sense
amplifiers. The stability of the BICS is limited in this case since the quiescent point (Qpoint) of an amplifier may not be stable and can vary with the change of dc supply
voltage, VDD. The detection time and hardware overhead is increased due to the extra
hardware required to stabilize the Q-point.
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To overcome problems of slow detecting time, resolution, instability of the BICS
and large impact on the CUT performance, the current-mode circuit design approach has
been adopted using a single power supply. In this work, simple design of a BICS
employing current mirrors and current differential amplifier has been proposed. It has
minimum area over head in the chip and no impact on over all performance.
Characteristics required for a good BIC sensor are [39]:
1. Detection of abnormal static and dynamic characteristics of the CUT.
2. Minimal disturbance of the static and dynamic characteristics of the CUT.
3. The design should be simple and compact to minimize the additional area
necessary to build it.
4. The IDDQ test should have good resolution and speed.

3.5.2 The Design of the BICS
Figure 3.9 shows the CMOS circuit diagram of the built-in current sensor. It
consists of a current differential amplifier (M2, M3), two current mirror pairs (M1, M2 and
M3, M4) and an inverter. The n-MOS current mirror (M1, M2) is used to mirror the current
from the constant current source which is used as the reference current IREF for the BICS.
The current mirror (M3, M4) is used to mirror the difference current (IDEF-IREF) to the
current inverter, which acts as a current comparator. The differential pair (M2, M3)
calculates the difference current between the reference current IREF and the defective
current IDEF from the CUT. The W/L size of the n-MOS current mirrors (M1, M2) is set to
27/1.6 and (M3, M4) is set to 72/1.6. Therefore ID3 = IDEF-IREF. The constant reference
current is set to approximately the same value as the quiescent state current when the

78

VDD
VDD
VDD

18/1.6
CUT

M5

6/1.6
M6

VSS
I REF

27/1.6

I DEF

EXT

VDD

VSS

150/1.6

IDEF - IREF

I REF

OUTPUT
( PASS/ FAIL )

27/1.6
60/1.6
M0 M1

M2

M3
72/1.6

VENABLE

25/1.6
M4
72/1.6

VSS

Figure 3.9: CMOS built-in current sensor circuit.
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VSS

CUT is fault free. In the present design, the reference current, IREF is set to 1mA. The
output inverter buffer has an aspect ratio ((W/L)P / (W/L)N) of 6/1 to counter capacitive
parasitics at the output node and detect the presence of the physical fault through the
PASS/FAIL flag at the output.
The proposed scheme operates in two modes: the normal mode and the test mode.
The mode of operation is controlled by ‘VENABLE’ signal applied to the gate of transistor
M0. The W/L size of the M0 is 60/1.6. This enables the 10-bit charge scaling DAC, which
is the CUT to operate as fault-free in the normal mode of operation. Further explanation
on the design is provided in section 3.6.

3.6

The Implementation of BICS
Figure 3.10 explains the basic structure of the BIC sensor connected between

CUT and GND in IDDQ testing. The BICS is inserted in series with GND or VSS line of
the circuit under test. The proposed BICS works in two modes: the normal mode and the
test mode. The mode of operation is decided by the VENABLE signal. In the normal mode
(VENABLE = ‘1’), the BICS is isolated from the CUT. In the test mode (VENABLE = ‘0’), the
quiescent current from the CUT is diverted in to the BICS and compared with reference
current to detect the presence of the fault.

3.6.1 BICS in Normal Mode
During the normal operation, the signal ‘VENABLE’ is at logic ‘1’ and all the IDD
current flows to ground through M0 (control transistor). When switching occurs, M0 is
turned on. Therefore, the n-MOS current mirrors have no effect on dynamic current. It
follows that the BICS’s output is not affected by the dynamic current. Thus, in the normal
mode, the BICS is totally isolated from the 10-bit DAC (CUT). Since in normal mode the
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Figure.3.10: CMOS built-in current sensor with CUT.
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current coming from the CUT is same as the reference current the difference current IDEF
– IREF becomes negligible and the output of the BICS is at logic ‘0’. In the normal mode,
it cannot detect the presence of any physical fault in the CUT.
Since the BICS is inserted in series with GND line of the CUT, it causes a voltage
drop and large capacitance between the CUT and the substrate. These effects cause
performance degradation and ground level shift. To reduce these extra undesirable
effects, an extra pin EXT is added to the proposed BICS. Pin EXT is connected to the
drain of transistor M0. In the test mode, it is left floating. In the normal mode, EXT gets
connected to logic ‘0’. In the normal mode, since the EXT pin is grounded by passing the
BICS, the disturbance of the ground level shift during normal operation of the circuit
never happens. Therefore, there is no impact on the performance of the DAC, while the
BICS is in normal mode.

3.6.2 BICS in Test Mode
During the test mode, the ‘VENABLE’ signal is at logic ‘0’. The IDDQ current from
the CUT is diverted by the BICS and the n-MOS current mirror pair replicates the
reference current to the current differential amplifier which assigned a value nearly same
as the fault-free current. This mirrored reference current is compared with defective
current IDEF current coming from the CUT. The output of the current comparator, which
is in the form of PASS/FAIL, will detect the presence of the fault.
The difference current is converted to a voltage by mirroring it and getting the
drop of VDS across the transistor M4. In the test mode, the difference current is large
which turns-ON M4 heavily and forces its output node pulled-down to logic ‘0’ and is
detected as PASS/FAIL output ‘1’, indicating presence of defects in CUT. In the testing
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mode, EXT pin is floating. The ‘VENABLE’ signal is connected to GND and M0 is off. The
timing diagram and detailed analysis of BICS are explained in the following sections.

3.6.3 Detailed Analysis of the BICS
The current differential amplifier and the current mirror are most important parts
of the proposed BICS. Performance of the current mirror greatly affects the BICS’s
ability to detect abnormal current due to physical defects. The current mirror has a
property that, in a constant current stage, the reference current in one branch of the circuit
is mirrored in the other branch [22]. The current differential amplifier on the other hand
receives reference current IREF one input, and the defective current IDEF from CUT as the
other input. The differential amplifier calculates the difference between the two currents.
The other n-MOS current mirror mirrors the difference current calculated by the current
differential amplifier to the inverter (M4, M6) which acts as comparator (Fig.3.10). The
output of the current comparator is used as the PASS/FAIL flag. If the IDDQ is greater
than the reference current, we presume there are defects within the functional circuit. If
the IDEF is less than the IREF, we assume that the functional circuit is free from physical
defects that induce abnormal IDDQ current. Functionally, in inverter, ID = IREF – IDEF. If
IDEF > IREF, then the PASS/FAIL output shows a logic ‘1’. Conversely if IDEF < IREF, a
logic ‘0’ will appear at the PASS/FAIL output. Input impedance of the inverter is very
large [23]. Because of the high input impedance of the current comparator and the
utilization of the current mirror along with current differential amplifier, even a very
small difference between IDEF and IREF can be distinguished. That means the BICS can
achieve a high resolution. Several SPICE simulations were performed to determine the
functionality and performance of the BICS design.
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3.7

Layout, Simulation and Timing Diagrams for BICS

3.7.1 Current Mirror Circuit
The simplest form of constant current source consists of current mirrors
constructed by passing a reference current through a diode-connected (gate tied to drain)
transistor as shown in Fig. 3.11. The voltage developed across the diode-connected
transistor provides the constant current output. The current ratio IOUT / IREF is determined
by the aspect ratio of the transistors in the current mirror circuit design. Both n-MOS
transistors have the same W/L ratio of 27/1.6. The output current of the current mirror
circuit mirrors the input current to it. Therefore,
IOUT / IREF = 1

(22)

In our design,
IOUT = IREF =1mA.

3.7.2 Current Differential Amplifier
The current differential amplifier used in our design is the most important part of
the BICS. The current differential amplifier calculates the difference between the
reference current IREF and defective current IDEF. Figure 3.12 shows the circuit diagram of
differential amplifier. The currents IREF (i1) and IDEF (i2) are the input currents of the
amplifier. The difference current (IDEF – IREF or i2 – i1) is calculated and mirrored to
output of the current differential amplifier. The BICS design comprises of two n-MOS.
current mirrors and a current differential amplifier. One n-MOS current mirror provides
the reference current as one input to the differential amplifier and the other input current
comes from the CUT. The other n-MOS current mirror replicates the difference current to
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IREF
IOUT

M1

M2

Figure 3.11: n-MOS current mirror circuit.
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Figure 3.12: Schematic of a current differential amplifier.
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the output inverter which acts as a current comparator. The proper design of the current
mirrors is most crucial for working of the BICS. The input impedance of the current
differential amplifier is simply the small-signal resistance of a diode connected
MOSFET, and is given by
Rin = 1/ gm.

(23)

The current differential amplifier finds applications in both low-power and high-speed
circuit design.

3.7.3 BICS
Figure 3.9 shows the circuit diagram of the BICS. It comprises of two current
differential amplifiers and a current comparator. It operates in two modes: 1) normal
mode and 2) test mode. The test signal is applied to an n-MOS transistor, M0 (W/L =
60/1.6), which decides the mode of operation. When the test signal is ‘0’, the BICS is in
the test mode. When the test signal is at logic ‘1’, the BICS is isolated from the CUT and
its output is at logic ‘0’. The output inverter buffer has an aspect ratio ((W/L)P/(W/L)N) of
6/1. Figure 3.13 shows the layout of the BICS of the circuit shown in the Fig. 3.9.

3.8

Fault Detection, Simulation and Testing

The primary reason for a fault is a defect in the integrated circuit. A manufacturing defect
causes unacceptable discrepancy between its expected performance at circuit design and
actual IC performance after physical realization [34]. A defect may be any spot of
missing or extra material that may occur in any integrated circuit layer.
Two nodes are connected if there is at least one path of conducting transistors
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EXT

Figure 3.13: Layout of a built-in current sensor circuit.
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between them. If the two nodes are at opposite potentials under fault-free conditions, a
conducting path between them will increase the IDDQ current due to fault in the circuit.
After transient switching, each node in a digital circuit is one of the following four states
1. VDD state: This state occurs when the node is connected to VDD.
2. GND state: This state occurs when the node is connected to GND.
3. Z state: The high-impedance state occurs when the node is neither VDD nor GND
connected.
4. X state: This state occurs when the node is both VDD-connected and GND-connected
[34].
The ‘X’ state should never occur in fault-free CMOS integrated circuits. Many
defects cause an X state to occur in CMOS integrated circuits. Thus, we can view testing
as a way to detect the X state, which causes detectable abnormal steady state current.
Bridging faults have been induced in the DAC at various conducting levels using a faultinjection transistor (FIT), discussed further ahead, which cause abnormal elevation of the
steady state current.

3.8.1 Fault-Injection Transistor
In this work, four bridging faults have been placed in the 10-bit DAC design using faultinjection n-MOS transistors. Activating the fault-injection transistor activates the fault.
The use of a fault-injection transistor for the fault simulation prevents permanent damage
to the 10-bit DAC by introduction of a physical metal short. This enables the operation of
the DAC without any performance degradation in the normal mode. Figure 3.14 (a)
shows the fault-injection transistor. To create an internal bridging fault, the fault-injection
transistor is connected to opposite potentials. When the gate of fault-injection transistor
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ME) is connected to VDD, a low resistance path is created between its drain and source
nodes and a path from VDD to GND is formed. In the Fig. 3.14(b), an internal bridging
fault is created in the CMOS inverter between the drain and source nodes using the faultinjection transistor. Logic ‘0’ is applied at the input of the inverter. Therefore, the output
of the inverter is at logic ‘1’ or VDD. When the logic ‘1’ is applied to the gate (VE) of the
n-MOS fault-injection transistor (ME), it turns on. This causes a low resistance path
between the output of the inverter and the VSS. This gives rise to an excessive IDDQ
current as a path from VDD to GND is created, which can be detected by the BICS.
Figure 3.15 shows the layout of a 10-bit charge scaling DAC with BICS. The area
of the DAC alone is 692 × 502 µm2. The entire area of the CUT along with BICS is 692 ×
516 µm2. Therefore the BICS occupies only 242 × 40 µm2 of the entire chip area. Four
defects have been introduced using fault-injection transistors. The n-MOS fault-injection
transistor (ME) is designed for W/L equal to 4.5/1.6. The fault-injection transistors are
activated externally using ERROR signals VE1, VE2, VE3 and VE4, respectively. Error
signal VE1 is applied to the gate of the fault-injection transistor in defect 1, which forms a
short between the source and drain in the operational amplifier circuit shown in Fig. 3.16.
Error signal VE2 is applied to the gate of the fault-injection transistor in defect 2, which
forms a short between the drain and gate in the unity gain buffer circuit shown in Fig.
3.17 for S/H. Error signal VE3 is applied to the gate of the fault-injection transistor in
defect 3, which forms a short between the gate and the source in the multiplexer circuit
shown in Fig. 3.18. Error signal VE4 is applied to the gate of the fault-injection transistor
in defect 4, which forms a short between the gate and the substrate in the multiplexer
circuit shown in Fig. 3.19.
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Figure 3.14 (a): Fault-injection transistor (FIT).
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Figure. 3.14 (b) Fault-injection transistor between drain and source nodes of a CMOS
inverter.
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Defect 3

Defect 1
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Figure 3.15: Layout of a 10-bit DAC with BICS showing the defects induced in the CUT
using fault-injection transistors.
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Figure.3.16: CMOS operational amplifier circuit with defect 1 introduced using a FIT.

93

VDD
M8

M7

W/L=45/3

W/L=90/3

M6

W/L=90/3

+ Vin
W/L=90/3

VE2
W/L=9.6/3

M9

W/L=4.5/1.6

W/L=90/3

M1

M2

M3

M4

CC =30FF

VOUT
W/L=90/3

W/L=45/3

M5

W/L=45/3

VSS
Fault-Injection Transistor (S-D)

Figure 3.17: CMOS unity gain buffer circuit for S/H with defect 2 introduced
using a FIT.
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Figure 3.18: CMOS MUX circuit with defect 3 introduced using a FIT.
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Fault Injection Transistor (S-Sub)

Figure 3.19: CMOS MUX circuit with defect 4 introduced using a FIT.
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Chapter 4
Theoretical and Experimental Results
This Chapter discusses theoretical results obtained from post-layout PSPICE
(MicroSim Pspice A/D Simulator, V.8) simulations on IDDQ testing of a 10-bit charge
scaling DAC. SPICE level 3 MOS model parameters were used in simulation [42], which
are summarized in Appendix A. The chip was designed using L-EDIT, V.8.03 in standard
1.5µm n-well CMOS technology. The chip occupies an area of 692 µm × 516 µm and
includes 240 µm × 40 µm area of BICS. DAC design was put in 2.25 mm × 2.25mm
size, 40-pin pad frame for fabrication and testing. In the following sections, theoretical
results (simulated from PSPICE) and experimentally measured values will be presented
and discussed. HP 1660CS logic analyzer was used for testing the packaged device
described in Appendix B.

4.1

Simulation Results
Figure 4.1 shows the layout of a 10-bit charge scaling digital-to-analog converter

with four fault injection transistors distributed across the chip. FIT-1 is injected in the
operational amplifier part of the chip. FIT-2 is injected in S/H circuit of the chip. FIT-3
and FIT-4 are injected in the multiplexer parts of the chip. Figure 4.2 shows the chip
layout of 10-bit charge scaling DAC including BICS within a pad frame of 2.25 mm ×
2.25 mm size. . The area of the DAC alone is 692 × 502 µm2. The entire area of the CUT
along with BICS is 692 × 516 µm2. Therefore the BICS occupies only 242 × 40 µm2 of
the entire chip area. Figure 4.3 shows the microchip photograph of 10-bit charge scaling
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Defect 4 (FIT-4)
Defect 3 (FIT-3)

Defect 1 (FIT-1)
Defect 2 (FIT-2)

Figure 4.1: CMOS chip layout of a 10-bit charge scaling DAC with four fault injection
transistors distributed across the chip.
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Figure 4.2: CMOS chip layout of a 10-bit charge scaling DAC including
BICS within a padframe of 2.25mm × 2.25mm size.
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DAC and BICS for IDDQ testing. Figure 4.4 shows the simulated and measured
characteristics of the 10-bit charge scaling DAC when the faults are not activated. The
equivalent analog output voltage is shown for all the 1024 input combinations. Figure 4.5
shows the measured DNL characteristics of the 10-bit charge scaling DAC when the
faults are not activated. DNL is within ± 0.6 LSB. Figure 4.6 shows the measured INL
characteristics of the 10-bit charge scaling DAC when the faults are not activated. INL is
less than 1 LSB.
Figure 4.7 shows the simulated output of the opamp when the fault (VE1)
is activated (Fig 3.16). When the opamp is given a sine wave of 1mV p-p, the output
obtained is a sine wave of 105mV p-p with a gain of 105. Offset voltage is increased to
1.9V from 33µV without faults. Figure 4.8 shows the transfer function with the fault
activated with significant non-linearity introduced in the narrow transition region. Figure
4.9 shows the gain versus frequency response of opamp with fault activated. The
amplifier 3dB gain with the fault activated is 38dB as compared to 77dB when the fault is
deactivated. The bandwidth is increased to 3 MHz from 100 KHz without fault (Fig
2.16).
Figure 4.10 shows the simulated output response of the multiplexer circuit when
FIT-3 is deactivated (Fig. 3.18). When the VCONTROL goes HIGH the multiplexer chooses
the VREF and when VCONTROL goes LOW, the multiplexer chooses GND input. The output
waveform obtained is a pulse of 2.5V p-p. Figure 4.11 shows the simulated output
response of the multiplexer circuit when FIT-3 is activated (Fig 3.18). The output
waveform obtained is 1.7V p-p. Figure 4.12 shows the simulated BICS output when the

100

Figure 4.3: Microchip photograph of 10-bit charge scaling DAC and BICS for IDDQ
testing.
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Figure 4.4: simulated and measured characteristics of a 10-bit charge scaling DAC.
Note: Faults are not activated.
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Figure 4.5: Measured DNL characteristics of a 10-bit charge scaling DAC.
Note: Faults are not activated.
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Figure.4.6: Measured INL characteristics of a 10-bit Charge Scaling DAC.
Note: Faults are not activated.

104

1000

Gain = 105

2.5

Input
Output

2

Voltage (V)

1.5

Offset = 1.9V

1
0.5
0
-0.5
-1

0

100

200

300

400

500

Time (us)

Figure: 4.7 Voltage gain response of op-amp with fault introduced.
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Figure 4.8: Transfer function of op-amp with fault (VE1) induced.

106

Gain = 41dB
3dB Gain = 41dB - 3dB = 38dB

45
40

Gain (dB)

35
30
25
20

3dB Band width = 3MHz

15
10
5
0
1

10

100

1000 10000 10000 1E+06 1E+07 1E+08 1E+09
Frequency0(Hz)

Figure 4.9: Gain versus frequency response of the CMOS opamp circuit with fault
introduced.
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Figure 4.10: Simulated output response of the multiplexer circuit of Fig 3.18
without defect.
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Figure 4.11: Simulated output response of the multiplexer circuit of Fig. 3.18 with fault
activated.
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Figure 4.12: Simulated BICS output of the circuit of Fig. 3.16 when Error-signal-1 for
defect-1 is activated.
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FIT-1 is activated. FIT-1 is a defect injected between the source and drain of the
operational amplifier circuit (Fig.3.16) of the chip (Fig 4.2). In Fig. 4.12, when the
VENABLE signal is ‘high’, the BICS is by-passed and the defect is not detected. When the
VENABLE signal is ‘low’, the BICS is enabled and if the Error-signal is ‘high’, the BICS
detects the faults and the output of the BICS is ‘high’. Figure 4.13 shows the simulated
BICS output when the FIT-2 is activated (Fig.3.17). FIT-2 is a defect injected between
the gate and drain of the unity gain buffer in the S/H circuit (Fig. 3.17) of the chip (Fig.
4.2). In Fig. 4.13, when the VENABLE signal is ‘high’ the BICS is by-passed and the defect
is not detected. When the VENABLE signal is ‘low’ the BICS is enabled and if the Errorsignal is ‘high’ the BICS detects the faults and the output of the BICS is ‘high’. Figure
4.14 shows the simulated BICS output when the FIT-3 is activated. FIT-3 is a defect
injected between the gate and source of the multiplexer circuit of Fig. 3.18 of the chip
(Fig. 4.2). In Fig. 4.14 when the VENABLE signal is ‘high’, the BICS is by-passed and the
defect is not detected. When the VENABLE signal is ‘low’, the BICS is enabled and if the
Error-signal is ‘high’, the BICS detects the faults and the output of the BICS is ‘high’.
Figure 4.15 shows the simulated BICS output when the FIT-4 is activated. FIT-4 is a gate
oxide short injected between the gate and substrate of the multiplexer circuit of Fig 3.19
of the chip (Fig 4.2). When the VENABLE signal is ‘high’, the BICS is by-passed and the
defect is not detected. When the VENABLE signal is ‘low’, the BICS is enabled and if the
Error-signal is ‘high’ the BICS detects the faults and the output of the BICS is ‘high’.
Figure. 4.16 shows the CMOS circuit diagram of a 10-bit charge scaling
DAC with four fault injection transistors. Figure 4.17 shows the simulated output of the
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Figure 4.13: Simulated BICS output of the circuit of Fig. 3.17 when Error-signal-2 for
defect-2 is activated.
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Figure 4.14: Simulated BICS output of the circuit of Fig. 3.18 when Error-signal-3 for
defect-3 is activated.
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Figure 4.15: Simulated BICS output of the circuit of Fig.3.19 when Error-signal-4 for
defect-4 is activated.
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Figure 4.16: CMOS circuit diagram of 10-bit charge scaling DAC with four fault
injection transistors distributed across different parts of the circuit.
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Figure 4.17: Simulated BICS output with defects induced using fault injection
transistors.
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BICS when four FIT’s are activated. In Fig. 4.17, when the VENABLE is ‘high’ the BICS is
disabled and when it is low the BICS is enabled. When the BICS is enabled and if there is
any Error-Signal going ‘high’ the BICS detects the fault. Table-1 shows the faulty IDDQ
values obtained for the different kinds of faults are injected in the chip. Figure 4.18
shows the wave forms obtained form the logic Analyzer. The error signal is kept ‘high’
and the BICS is tested for its operation in the normal mode and test mode. When the
VENABLE is ‘low’, the BICS is in the test mode and if the error signal is ‘high’,
PASS/FAIL gives logic ‘1’ and thus, it detects the fault induced. When the VENABLE is
‘low’, the BICS is in the normal mode, PASS/FAIL gives logic ‘0’ thus, no fault is
detected.
Table 4.1 summarizes calculated (simulated) and measured IDDQ values
corresponding to four different faults distributed across the chip. The reference current, is
IREF is 1mA. Table 4.1 shows that in the presence of faults IDDQ reaches to 3mA. The
calculated and measured IDDQ values are in close agreement. Table 4.2 summarizes a
comparative study of design of previously reported BICS with the present BICS design.
Our BICS design uses only seven transistors and an inverter buffer. The BICS requires
neither an external voltage source nor a current source. Further more, the BICS does not
require clocks.
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Figure 4.18: HP 1660CS logic analyzer test results on a fabricated CMOS 10-bit charge
scaling DAC showing the performance of BICS in normal and test modes.
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Table 4.1 Theoretical and measured IDDQ for different fault types
Note: The reference current, IREF =1mA

Defect

Faulty IDDQ
(Sim) mA

Faulty IDDQ
(Meas) mA

Source-Drain short

3.00 mA

2.8 mA

Gate-Drain short

2.8 mA

2.7 mA

Gate-Source short

2.7 mA

2.6 mA

Gate-oxide short

2.5 mA

2.2 mA
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Table 4.2: Comparison of built-in-current sensors

# Device

Clock Signal

Mode Select

Single Clock

Y

Not Used

Shen’
Design[16]
Tang’s
Design[38]
Favalli’s
Design[14]
Nigh’s
Design[17]

TR: 10
Inv: 2
Nand: 1
TR: 16
R: 1
C: 1
TR: 13
Diode: 1
TR: 24
R: 1
TR:
2*gates+1
TR: 13
Inv: 1

Two Phase
Clock
Single Clock

Proposed
Design

TR: 7
Inv: 1

Maly’s
Design[13]
Miura’s
Design[15]

Control
Pin
5

Output
Pin
1

Not
Reported

3

1

N

3

2

N

3

1

Not Used

Y

1

1

Two Phase
Clock

Y

3

1

Not Used

Y

2

1

Note: Mode Select: Normal Mode / Test Mode, Control Pins: VENABLE and EXT.
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Chapter 5
Conclusion and Scope of Future Work
A 10-bit DAC using charge-scaling architecture is designed in standard 1.5 µm nwell CMOS technology. The DAC is tested with all 1024 digital input word
combinations. The unit step is about 1.9mV. DAC operates with ±2.5V supply voltages.
The reference voltage used is 2V for a ‘HIGH’ and ground (0V) for a ‘LOW’. The 10-bit
DAC is used as a circuit under test (CUT). The CUT is tested with a novel built-in
current sensor (BICS), which has a very negligible impact on the performance of the
circuit under test.
The present BICS works in two-modes: normal mode and the test mode. In the
normal mode, BICS is isolated from the CUT due to which there is no performance
degradation of the circuit under test. In the testing mode, BICS detects the abnormal
current caused by permanent manufacturing defects.

The BICS requires neither an

external voltage source nor a current source. The present BICS is designed with only
seven transistors and an inverter buffer. The present BICS design which is based on
current comparison, combined with the novel fault-injection technique, can be used for
IDDQ testing of other type of data converters of the type shown in Fig. 5.1 and is
suggested for future work. The built-in current sensor of the present work requires less
area and is more efficient than the conventional current sensors. It is shown that with the
use of a novel fault injection technique, combined with a built-in current sensor design,
has significantly improved the testing of mixed signal integrated circuits
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Figure 5.1: Block diagram of a sigma-delta ADC
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Appendix A
SPICE LEVEL 3 MOS MODEL Parameters for standard nwell CMOS Technology [42]
(A) Model Parameters for n-MOS transistors.
. MODEL NMOS NMOS LEVEL=3 PHI=0.700000 TOX=3.0700E-08 XJ=0.200000U
+TPG=1 VTO=0.687 DELTA=0.0000E+00 LD=1.0250E-07 KP=7.5564E-05
+UO=671.8 THETA=9.0430E-02 RSH=2.5430E+01 GAMMA=0.7822
+NSUB=2.3320E+16 NFS=5.9080E+11 VMAX=2.0730E+05 ETA=1.1260E-01
+KAPPA=3.1050E-01 CGDO=1.7294E-10 CGSO=1.7294E-10
+CGBO=5.1118E-10 CJ=2.8188E-04 MJ=5.2633E-01 CJSW=1.4770E-10
+MJSW=1.00000E-01 PB=9.9000E-01

(B) Model Parameters for p-MOS transistors.
. MODEL PMOS PMOS LEVEL=3 PHI=0.700000 TOX=3.0700E-08 XJ=0.200000U
+TPG=-1 VTO=-0.7574 DELTA=2.9770E+00 LD=1.0540E-08 KP=2.1562E-05
+UO=191.7 THETA=1.2020E-01 RSH=3.5220E+00 GAMMA=0.4099
+NSUB=6.4040E+15 NFS=5.9090E+11 VMAX=1.6200E+05 ETA=1.4820E-01
+KAPPA=1.0000E+01 CGDO=5.0000E-11 CGSO=5.0000E-11
+CGBO=4.2580E-10 CJ=2.9596E-04 MJ=4.2988E-01 CJSW=1.8679E-10
+MJSW=1.5252E-01 PB=7.3574E-01
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Mosis Fabricated Chip Model Parameters (T1AZ)
(A) Model Parameters for n-MOS transistors.
. MODEL CMOSN NMOS LEVEL=3 TOX=3.07E-8 NSUB=2.75325E15
+GAMMA= 0.7620845 PHI=0.7 VTO=0.6298903 DELTA=0.8569392
+UO=702.9336344 ETA=9.99916E-4 THETA=0.0734963 KP=7.195017E-5
+VMAX=2.766785E5 KAPPA=0.5 RSH=0.0474566 NFS=6.567094E11 TPG=1
+XJ=3E-7 LD=4.271014E-12 WD=7.34313E-7 CGDO=1.75E-10
+CGSO=1.75E-10 CGBO=1E-10 CJ=2.944613E-4 PB=0.9048351 MJ=0.5
+CJSW=1.236957E-10 MJSW =0.05

(B) Model Parameters for p-MOS transistors.
. MODEL CMOSP PMOS LEVEL=3 TOX=3.07E-8 NSUB=1E17 GAMMA=0.4940829
+PHI=0.7 VTO=-0.8615406 DELTA=0.5236605 UO=250 ETA=7.55184E-3
+THETA=0.1344949 KP=2.438731E-5 VMAX=9.345228E5 KAPPA=200
+RSH=36.5040447 NFS=5.518964E11 TPG=-1 XJ=2E-7 LD=9.684773E-12
+WD=1E-6 CGDO=2.09E-10 CGSO=2.09E-10 CGBO=1E-10 CJ=2.965467E-4
+PB=0.744678 MJ=0.4276703 CJSW=1.619193E-10 MJSW=0.1055522

128

Appendix B
Chip Testability
Figure B.1 shows the 10-bit DAC with BICS in 2.25 mm × 2.25 mm padframe.
Figure B.2 shows the Microchip photograph of 10-bit DAC with BICS. The design
includes individual sub-modules for testing the device.

B.1 Inverter Module and Testing.
PIN No. Description
13

Input

14

Output

DC test was performed on the independent inverter module to test if the chip did
not have fabrication problems. Logic ‘0’ is applied at the input pin #13 and output (logic
‘1’) is observed on pin #14. A logic ‘1’ is applied at the input pin #13 and output (logic
‘0’) is observed on pin #14.

B.2 Opamp Module and Testing
PIN No.

Description

8

Positive OPAMP

6

OPAMP Output

9

Negative OPAMP

The opamp is tested by giving a sine wave with 4V p-p to the positive input pin
#8 and the output is observed at the output pin #6. The negative input pin is grounded.

129

B.3 Sample and hold Circuit and Testability
PIN No.
1

Description
S/H Output

2

Control voltage

4

S/H Input

The sample and hold circuit is tested by giving 4V p-p sine wave. The control
voltage of the sampling capacitor is a pulse of ±2.5V. When the pulse is HIGH, the input
is sampled and when the pulse is LOW, the circuit is in the hold mode. The output is
observed at pin #1.

B.4 10-bit DAC with BICS and Testability
Table B.1gives the pin numbers and their description to test 10-bit DAC

Pin No. Description of PIN
1

S/H Output

2

Control Voltage

3

VSS

4

S/H Input

5

VDD (corner pad)

6

OPAMP Output

7

VDD

8

Positive Input (OPAMP)
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9

Negative Input (OPAMP)

10

VSS

11

Input Bit (D10)

12

Input Bit (D9)

13

Input (Test Inverter)

14

Output (Test Inverter)

15

VDD (Corner Pad)

16

Input Bit (D8)

17

Input Bit (D7)

18

Input Bit (D6)

19

Input Bit (D5)

20

Input Bit (D4)

21

Input Bit (D3)

22

Input Bit (D2)

23

Input Bit (D1)

24

Error-Signal-2

25

VSS (Corner Pad)

26

Error-Signal-1

27

VCONTROL

28

VENABLE

29

Error-Signal-3

30

VDD

31

BICS Output
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32

EXT

33

Error-Signal-4

34

BICS output for Test module

35

VSS (Corner Pad)

36

DAC output

37

VSS

38

VGND

39

VREF

40

VDD

B.5 10-bit DAC Testing in Normal Mode
1. Supply voltages of ±2.5V is given to the power supply pin numbers of the chip
(VDD = +2.5V and VSS = -2.5V).
2. The VENABLE pin (#28) is given a ‘high’ voltage (+2.5V), which makes the BICS
to function in the normal mode.
3. The EXT pin (#32) is connected to the VSS (-2.5V) when the BICS is in the
normal mode. (VENABLE = ‘1’ = +2.5V)
4. The fault-injection transistors must be de-activated by giving a ‘low’ voltage (2.5V) to the error-signals VE1, VE2, VE3 and VE4.
5. The DAC is tested with giving various combinations of inputs to the digital input
pins 11,12,16-23. (MSB – LSB).
6. The output of the DAC is observed at pin #36 on the oscilloscope.
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B.6 IDDQ Testing of the 10-bit DAC in Test Mode
1. The VENABLE is given a LOW voltage (-2.5V) to make BICS operate in the test
mode.
2. The fault-injection n-MOS transistors are activated by connecting the errorsignals VE1, VE2, VE3 and VE4 to a HIGH voltage (+2.5V)
3. The reference current generated on-chip is about 1mA.
4. When the error signals are activated, faults are injected into the chip and the
faulty current shoots up to 3mA.
5. The PASS/FAIL output is observed. The output of the BICS shows a HIGH value
(PASS/FAIL = ‘1’ = +2.5V) when the faults are injected into the chip and when
the BICS is in test mode. When the BICS is in the normal mode the output is
LOW (PASS/FAIL = ‘0’ = -2.5V).

B.7 Testing of 10-bit DAC using Logic Analyzer HP 1660CS
1. The VENABLE is given a pulse input. When the pulse input is ‘high’ the BICS is in
the normal mode and when the pulse input is low the BICS is in the test mode.
2. The Error Signal is given a high voltage (+2.5V).
3. The PASS/FAIL output is observed. The output of the BICS shows a HIGH
value (PASS/FAIL = ‘1’ = +2.5V) when the VENABLE is low and the Error Signal
is high. The output of the BICS shows a low value (PASS/FAIL = ‘0’ = -2.5V)
when the VENABLE is high and the Error Signal is ‘high’ since the BICS is
disabled.
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Figure: B.1 10-bit DAC with BICS in the 2.25 mm × 2.25 mm padframe.
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Figure B.2: Microchip photograph of 10-bit charge scaling DAC and BICS for IDDQ
testing.

135

Vita
Srinivas Rao Aluri was born on June 20, 1978, in Hyderabad, India. He received his
Bachelor of Engineering in Electronics and Communication Engineering degree from
Osmania University, Hyderabad, India, in April, 2000. He was enrolled in the
Department of Electrical and Computer Engineering at Louisiana State University, Baton
Rouge, Louisiana, to attend graduate school. He is presently working for Micron
Technology Inc., Allen, Texas. His research interests include IDDQ Testing of Mixed
signal Integrated Circuits and Memory design.

136

